iverilog/ivtest/ivltests/sv_string1.v

13 lines
178 B
Verilog

/*
* This is the most basic test of string variables.
*/
module main;
string foo = "PASSED";
initial begin
$display(foo);
$finish;
end
endmodule // main