iverilog/ivtest/ivltests/sv_new_array_error.v

6 lines
55 B
Verilog

module test();
logic [1:0] array = new[4];
endmodule