luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/sv_new_array_error.v

6 lines
55 B
Verilog
Raw Blame History

module test();
logic [1:0] array = new[4];
endmodule
Reference in New Issue View Git Blame Copy Permalink