39 lines
891 B
Verilog
39 lines
891 B
Verilog
|
|
/*
|
|
* This tests a trivial class. This tests that properties can be
|
|
* given types, and that the types behave properly.
|
|
*/
|
|
program main;
|
|
|
|
// Trivial example of a class
|
|
class foo_t ;
|
|
longint signed a;
|
|
longint unsigned b;
|
|
endclass : foo_t // foo_t
|
|
|
|
foo_t obj;
|
|
|
|
initial begin
|
|
obj = new;
|
|
|
|
// This is the most trivial assignment of class properties.
|
|
obj.a = 68'hf_ffffffff_ffffffff;
|
|
obj.b = 68'hf_ffffffff_ffffffff;
|
|
|
|
if (obj.a != -1 || obj.b != 64'hffffffff_ffffffff) begin
|
|
$display("FAILED -- assign to object: obj.a=%0d, obj.b=%0d", obj.a, obj.b);
|
|
$finish;
|
|
end
|
|
|
|
obj.a = obj.a + 1;
|
|
obj.b = obj.b + 1;
|
|
if (obj.a != 0 || obj.b != 0) begin
|
|
$display("FAILED -- increment properties: obj.a=%0d, obj.b=%0d", obj.a, obj.b);
|
|
$finish;
|
|
end
|
|
|
|
$display("PASSED");
|
|
$finish;
|
|
end
|
|
endprogram // main
|