iverilog/ivtest/ivltests/string12.v

10 lines
139 B
Verilog

module top;
initial begin
if ("this matches" == "this\
matches") $display("PASSED");
else $display("FAILED");
end
endmodule