iverilog/ivtest/ivltests/random.v

12 lines
125 B
Verilog

module test;
integer i;
initial begin
for (i = 0; i < 1000; i++) begin
$display("%h", $random);
end
end
endmodule