iverilog/ivtest/ivltests/program_hello.v

11 lines
285 B
Verilog

// This is the most trivial example of a program block.
// It contains only an initial statement and final statement,
// and prints "PASSED" so the test bench knows that it works.
program main ();
initial $display("Hello, World.");
final $display("PASSED");
endprogram : main