iverilog/ivtest/ivltests/program5a.v

11 lines
164 B
Verilog

program main;
reg foo;
// It is NOT legal to nest modules in program blocks.
module test;
initial $display("FAILED");
endmodule // test
endprogram // main