iverilog/ivtest/ivltests/pr622.v

7 lines
126 B
Verilog

`define FOO bar
module foo;
initial begin
$display("macro FOO = %s", ``FOO);
end
endmodule