iverilog/ivtest/ivltests/pr509.v

10 lines
186 B
Verilog

/*
* Make sure the degenerate case that a wire is linked to itself
* is handled properly.
*/
module example;
wire w;
assign w = w;
initial $display("PASSED");
endmodule