iverilog/ivtest/ivltests/pr445.v

11 lines
112 B
Verilog

/* PR#445 */
module foo ();
initial
if (!(1'b0))
$display("PASSED");
else
$display("FAILED");
endmodule