iverilog/ivtest/ivltests/pr3366217c.v

7 lines
155 B
Verilog

module top;
// An implicit value cannot be over range (compile time error).
enum bit[1:0] {a = 3, b , c} val;
initial $display("FAILED");
endmodule