luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/pr3270320_ams.v

8 lines
67 B
Verilog
Raw Blame History

module bug();
wire [7:0] b;
assign b = $abs(missing);
endmodule
Reference in New Issue View Git Blame Copy Permalink