iverilog/ivtest/ivltests/pr3061015b.v

8 lines
152 B
Verilog

module top;
// This should be a compilation error.
parameter PARAMB = PARAMA;
parameter PARAMA = PARAMB;
initial $display("FAILED");
endmodule