iverilog/ivtest/ivltests/pr2146824.v

13 lines
132 B
Verilog

module bug();
reg [9:0] i;
reg [7:0] j;
initial begin
i = 10'h3ff;
j = (i / 4) & 8'hfe;
$display("'h%h", j);
end
endmodule