luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/pr2051694.v

5 lines
90 B
Verilog
Raw Blame History

module test_unknown_in_always_star;
reg [2:0] x;
always @* x = {unknown, 1'b0};
endmodule
Reference in New Issue View Git Blame Copy Permalink