iverilog/ivtest/ivltests/pr1971662b.v

8 lines
149 B
Verilog

module top;
parameter rep = 4'bx;
wire [31:0] b = {rep{8'hab}}; // This should be a compilation error.
initial $display("FAILED");
endmodule