iverilog/ivtest/ivltests/pr1822658.v

9 lines
137 B
Verilog

`define _variable 1
module top;
initial begin
if (`_variable == 1) $display("PASSED");
else $display("Fail");
end
endmodule