luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/pr1763333.v

6 lines
52 B
Verilog
Raw Blame History

module test;
wire s1;
not(,s1);
not(s1,);
endmodule
Reference in New Issue View Git Blame Copy Permalink