iverilog/ivtest/ivltests/pr1024.v

12 lines
158 B
Verilog

/*
* Based on PR#1024
*/
module test;
initial begin
wait(1) ; /* This is weird, but legal. */
$display("PASSED");
end
endmodule // test