iverilog/ivtest/ivltests/module_nonansi_fail9.v

8 lines
202 B
Verilog

// Check that declaring an integer typed variable for a signal that was previously
// declared as a real typed non-ANSI module port is an error.
module test(x);
output real x;
integer x;
endmodule