iverilog/ivtest/ivltests/module_nonansi_fail8.v

9 lines
241 B
Verilog

// Check that declaring a real typed non-ANSI module port for a signal that was
// previously declared as a variable is an error. Even if the types for both
// declarations are the same.
module test(x);
real x;
output real x;
endmodule