iverilog/ivtest/ivltests/macro_replacement.v

10 lines
104 B
Verilog

module test();
`define MACRO 1
`define MACRO 1
`define MACRO 2
`undef MACRO
`define MACRO 1
endmodule