luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/macro_redefinition.v

10 lines
104 B
Verilog
Raw Blame History

module test();
`define MACRO 1
`define MACRO 1
`define MACRO 2
`undef MACRO
`define MACRO 1
endmodule
Reference in New Issue View Git Blame Copy Permalink