iverilog/ivtest/ivltests/line_directive_inc.v

2 lines
54 B
Verilog

$display("file %s line %0d", `__FILE__, `__LINE__);