luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/indef_width_concat.v

6 lines
90 B
Verilog
Raw Blame History

module top;
parameter pval = 1;
initial $display("Concat: %d", {pval, 2});
endmodule
Reference in New Issue View Git Blame Copy Permalink