iverilog/ivtest/ivltests/ifdef_fail.v

12 lines
101 B
Verilog

module if_fail_test();
`ifdef
`ifndef
`elsif
`else
`endif
initial $display("FAILED");
endmodule