iverilog/ivtest/ivltests/hier_ref_error.v

13 lines
107 B
Verilog

module hier_ref_error();
task my_task;
begin:block
end
endtask
initial my_task.missing = 0;
endmodule