iverilog/ivtest/ivltests/generate_module.v

17 lines
239 B
Verilog

// Check that declaring a module inside a generate block is an error
module test #(
parameter A = 1
);
generate
if (A) begin
// Error
module inner;
initial $display("FAILED");
endmodule
end
endgenerate
endmodule