luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/final2.v

8 lines
108 B
Verilog
Raw Blame History

module t;
final $display("Final in %m");
endmodule
module t2;
final $display("Final in %m");
endmodule
Reference in New Issue View Git Blame Copy Permalink