iverilog/ivtest/ivltests/extra_semicolon.v

6 lines
70 B
Verilog

module top;
initial begin
$display("PASSED");
end;
endmodule;