iverilog/ivtest/ivltests/enum_test6.v

7 lines
144 B
Verilog

module top;
// This should fail because XX4 is not given a constant.
enum {VAL4, XX4 = $time} en4;
initial $display("FAILED");
endmodule