iverilog/ivtest/ivltests/enum_base_fail_real1.v

15 lines
185 B
Verilog

// Check that using a real type as the base type for an enum results in an
// error.
module test;
enum real {
A
} e;
initial begin
$display("FAILED");
end
endmodule