iverilog/ivtest/ivltests/check_constant_3.v

10 lines
104 B
Verilog

module top_module();
integer Value1;
integer Value2 = Value1;
initial $display("PASSED");
endmodule