iverilog/ivtest/ivltests/br_gh157.v

16 lines
133 B
Verilog

module dut();
localparam x = 2;
initial $display("%0d", x);
endmodule
module test();
dut dut();
defparam dut.x = 1;
endmodule