luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/br_gh142.v

9 lines
87 B
Verilog
Raw Blame History

module test();
parameter y = 1;
parameter a = 0;
parameter x = y ? a : b;
endmodule
Reference in New Issue View Git Blame Copy Permalink