iverilog/ivtest/ivltests/br1027f.v

10 lines
107 B
Verilog

module test();
task t(input integer a, integer b);
$display(a,,b);
endtask
initial t(0, 1);
endmodule