iverilog/ivtest/ivltests/automatic_error5.v

16 lines
141 B
Verilog

module automatic_error();
reg global;
task automatic auto_task;
reg local;
begin:block
assign local = global;
end
endtask
endmodule