iverilog/ivtest/ivltests/automatic_error2.v

14 lines
119 B
Verilog

module automatic_error();
task automatic auto_task;
reg local;
begin:block
local <= #1 0;
end
endtask
endmodule