iverilog/ivtest/ivltests/array_word_width.v

11 lines
155 B
Verilog

module top;
reg [15:0] array [1:0];
initial begin
array[1] = 15'd48;
// This should display 0003
$displayh(array[1]>>4);
end
endmodule