iverilog/ivtest/ivltests/always_comb_fail.v

11 lines
126 B
Verilog

module top;
reg q, d;
always_comb begin
#0 q = d;
end
initial $display("Expected compile failure!");
endmodule