iverilog/ivtest/fpga_tests/ge8.v

module ge8(output wire out, input wire [7:0] A, input wire [7:0] B);

   assign out = A >= B;

endmodule