iverilog/ivtest/blif/blif01h.v

10 lines
140 B
Verilog

module test_mux
(input wire [1:0] D0, D1,
input wire S,
output wire [1:0] Q);
assign Q = S? D1 : D0;
endmodule // test_mux