iverilog/ivtest/blif/blif01c.v

12 lines
171 B
Verilog

module addN
#(parameter WID = 4)
(input wire [WID-1:0] A,
input wire [WID-1:0] B,
output wire [WID:0] Q
/* */);
assign Q = A + B;
endmodule // add