iverilog/ivtest/vpi/br_gh1037.v

14 lines
145 B
Verilog

int top_var = 1;
module top;
int val = 2;
initial begin
#1;
$check_items();
end
endmodule
package top;
int val = 3;
endpackage