luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/br_gh1242.v

9 lines
99 B
Verilog
Raw Blame History

module test;
// synthesis translate_on
// synthesis translate_off
initial $finish(1);
endmodule
Reference in New Issue View Git Blame Copy Permalink