iverilog/ivtest/ivltests/br_gh1225a.v

7 lines
132 B
Verilog

module test;
genvar gv1;
// initialization and increment genvars do not match
for (genvar gv2 = -1; -1; gv1 = -1);
endmodule