iverilog/ivtest/ivltests/br_gh386d.v

11 lines
175 B
Verilog

// This is currently unsupported, but is legal code.
module test();
typedef enum { a, b, c } enum_type;
enum_type enum_value;
assign enum_value = enum_type'(1);
endmodule