28 lines
918 B
Verilog
28 lines
918 B
Verilog
module test();
|
|
|
|
integer i = 1;
|
|
|
|
initial begin
|
|
assume(i == 1);
|
|
assume(i == 0);
|
|
assume(i == 1) else $display("Check 3 : this shouldn't be displayed");
|
|
assume(i == 0) else $display("Check 4 : this should be displayed");
|
|
assume(i == 1) $display("Check 5 : this should be displayed");
|
|
assume(i == 0) $display("Check 6 : this shouldn't be displayed");
|
|
assume(i == 1) $display("Check 7 : this should be displayed");
|
|
else $display("Check 7 : this shouldn't be displayed");
|
|
assume(i == 0) $display("Check 8 : this shouldn't be displayed");
|
|
else $display("Check 8 : this should be displayed");
|
|
|
|
a_i_is_non_0 : assume(i == 0)
|
|
$display("Check 9 : this shouldn't be displayed");
|
|
else $error("Check 9 : this should be displayed");
|
|
|
|
a_i_is_1 : assume(i == 1)
|
|
$display("Check 10 : this should be displayed");
|
|
else $error("Check 10 : this shouldn't be displayed i: %0d", i);
|
|
|
|
end
|
|
|
|
endmodule
|