luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/redef_reg_error.v

6 lines
49 B
Verilog
Raw Blame History

module test;
reg [7:0] value, value;
endmodule
Reference in New Issue View Git Blame Copy Permalink