luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/ivltests/no_if_statement.v

6 lines
53 B
Verilog
Raw Blame History

module top;
reg var;
always if (var);
endmodule
Reference in New Issue View Git Blame Copy Permalink